

Digital to Analog converters (DAC)

A device which produces an analog output voltage from a given digital input is called digital-to-analog (D/A) converters. Ex:- printers, plotters etc.

Two types of DAC can be described by using OP AMP.

i) The weighted resistor D/A converters:

Let us consider a conversion of a 4-bit digital word into an analog form.

The decimal equivalent ( $N$ ) of a 4-bit digital word  $B_3 B_2 B_1 B_0$  is,

$$N = 2^3 B_3 + 2^2 B_2 + 2^1 B_1 + 2^0 B_0 \quad (B_i = 0 \text{ or } 1)$$

and  $B_i$  is bit

$B_0$  = LSB and  $B_3$  = MSB.

The basic circuit for this conversion of a 4-bit word using an op AMP is shown in figure below.




Fig - 1

The logic voltages  $B_3, B_2, B_1, B_0$  are applied to the resistors of the converter through switches.

When the coefficient  $B_i$  is 1, the corresponding switch is closed, thus connecting stabilized voltage source  $VR$  to the converter; when  $B_i$  is 0, the corresponding switch is connected to the ground.

The resistors  $R_0, R_1, R_2$  and  $R_3$  in the circuit are weighted.

so that the successive resistors ratio is 2.

i.e.,  $\frac{R_0}{R_1} = \frac{R_1}{R_2} = \frac{R_2}{R_3} = 2$  and each resistor

is inversely proportional to the numerical significance of the appropriate binary bit.

Thus, if  $R$  is the arbitrary resistance selected to suit impedance level of the ~~at~~ circuit, then

$$R_0 = \frac{R}{2^0} = R, R_1 = \frac{R}{2^1} = \frac{R}{2}, R_2 = \frac{R}{2^2} = \frac{R}{4} \text{ and}$$

$$R_3 = \frac{R}{2^3} = \frac{R}{8}.$$

The current  $i$  to the inv. input terminal is

$$i = V_R \left( \frac{B_3}{R_3} + \frac{B_2}{R_2} + \frac{B_1}{R_1} + \frac{B_0}{R_0} \right)$$

$$= \frac{V_R}{R} (2^3 B_3 + 2^2 B_2 + 2^1 B_1 + 2^0 B_0)$$

Since G is virtual ground, output voltage,

$$V_o = -i R_f = -\frac{V_R}{R} R_f (2^3 B_3 + 2^2 B_2 + 2^1 B_1 + 2^0 B_0)$$

Thus the output voltage is proportional to the numerical value of the binary input.

4-bit converter may be readily extended to more bit simply by adding more weighted resistors

The circuit has the disadvantage of using wide range of resistance values. It is difficult to fabricate such wide ranging resistance with required precision in IC form. For this, this circuit is primarily used for low resolution applications.

## ii) The R-2R Ladder Converter (D/A):

(3)

The resistive ladder converter for a 4-bit digital word is shown in figure below (Fig 2)




Fig-2

To explain the operation, assume the terminal  $B_0$  is connected to  $V_R$  and all other terminals namely,  $B_1$ ,  $B_2$  and  $B_3$  are connected to ground. The resulting resistive portion of the ladder is shown in figure (Fig - 3a).




Fig 3a.




Fig 3b.




Fig 3c.




Fig 3d  
Fig 3: Thevenin Equivalent circuit




Fig 3e

(4)

Applying Thvenin's theorem successively to the nodes  $A_0, A_1, A_2$  and  $A_3$ , with respect to ground we obtain equivalent Thvenin's network shown in fig 3a, 3b, 3c, 3d and 3e respectively. The final equivalent Thvenin source has a voltage of  $\frac{V_R}{16}$  in series with a resistance  $3R$  (fig 3f).

Again if the terminal  $B_1$  in Fig 2 is connected to  $V_R$  and the terminals  $B_0, B_2, B_3$  are connected to ground, then it can be shown by above procedure gives an equivalent simple network having the Thvenin voltage  $\frac{V_R}{8}$  in series with a resistance  $3R$  connected to the inverting input terminal of the OP AMP. Similarly, if  $B_2$  is connected to  $V_R$ , and  $B_0, B_1$  and  $B_3$  are grounded, the corresponding Thvenin equivalent has a voltage  $\frac{V_R}{4}$  with a resistance  $3R$  in series. Lastly, when the terminal  $B_3$  is connected to  $V_R$ , and  $B_0, B_1$  and  $B_2$  are connected to ground, the equivalent Thvenin source will consist of a voltage source  $\frac{V_R}{2}$  in series with a resistance  $3R$ .

The current  $i$  obtained by the principle of superposition is (fig 2)

$$i = \frac{V_R}{3R} \left( \frac{B_0}{16} + \frac{B_1}{8} + \frac{B_2}{4} + \frac{B_3}{2} \right)$$

Since  $G$  is virtual ground, we obtain output voltage,

$$V_o = -i R_f = -\frac{R_f}{3R} V_R \left( \frac{B_0}{2^4} + \frac{B_1}{2^3} + \frac{B_2}{2^2} + \frac{B_3}{2^0} \right)$$

Here,  $B_i = 1$  when the terminal  ~~$i$~~  is connected to  $V_R$  and  $B_i = 0$  when the terminal  $i$  is connected to ground ( $i = 0, 1, 2, 3$ )

$$\therefore V_o = -\frac{R_f V_R}{48R} (2^3 B_3 + 2^2 B_2 + 2^1 B_1 + 2^0 B_0)$$

The output voltage is proportional to the numerical value of the digital input.

The above circuit can be extended for more than 4 bits by incorporating additional switches and sections to the ladder.

that  
is 3  
... in the converter is

(5)




Fig 4: Final equivalent circuit.

In a 4-bit converter the smallest change in the output voltage (due to change of one unit at the input) i.e. resolution of the converter is given by,

$$\frac{\text{Full scale voltage}}{\text{Number of steps}} = \frac{R_f}{3R} \frac{V_R}{2^4} = V_R \cdot \frac{R_f}{48R}$$

With  $V_R = 5V$  and  $R_f = 3R$ , voltage resolution is of the order  $0.3V$ . In a 4-bit D/A converter the input binary word varies from 0000 to 1111 (0 to 15) and the output of the converter will assume a staircase waveform with  $2^4 - 1$  or 15 discrete steps (Fig 5).




Fig 5 :- Input  
Output  
conversion  
graph.

Another specification of a D/A converter is accuracy of conversion. It is a measure of the difference between the actual analog output voltage and the expected output voltage. Practically the accuracy of converter should be no worse than  $\pm \frac{1}{2}$  LSB.

## Analog-to-Digital Converter (ADC)

A large number of physical devices such as temperature and pressure gauges, flow transducers etc generate analog output signals. For digital processing, these analog outputs are required to be converted into binary form. The circuits that perform these types of conversions are called analog-to-digital converters or A/D converters.

There are several such converters, of those, we will discuss successive approximation A/D converter.

One of the most common method of A/D conversion is the successive approximation method. It uses trial and error method of numerical analysis and is a relatively faster method. The basic principle of working can be understood from the following example:

Suppose we want to measure a voltage in the range 0 to  $V_R$ . We begin with a comparator and ask the question "Is the unknown voltage greater than  $\frac{V_R}{2}$ ?" If the answer is no, the unknown voltage lies between 0 to  $\frac{V_R}{2}$ , if yes, it lies between  $\frac{V_R}{2}$  and  $V_R$ . If the answer is yes, we next compare the unknown voltage with  $\frac{\frac{V_R}{2} + V_R}{2}$  or  $\frac{3V_R}{4}$ . If no, the unknown voltage lies between  $\frac{V_R}{2}$  and  $\frac{3V_R}{4}$ ; if yes, it lies between  $\frac{3V_R}{4}$  and  $V_R$ . Continuing to bisect the interval in this way, we can arrive at the correct answer very quickly.

Figure 6 shows the block diagram of a successive approximation A/D converter. It consists of a D/A converter, an analog comparator and a successive approximation register (SAR). To start the

7

the conversion, the SAR sets the MSB to 1 and all other bits to 0. This makes the output  $V_d$  of the D/A converter to be  $\frac{V_R}{2}$ . The comparator compare it with the analog input voltage  $V_a$ .




Fig 6: Successive approximation A/D converter

If  $V_a > V_d$  ( $= \frac{V_R}{2}$ ) the output of the comparator is high which keeps the MSB at 1. If  $V_a < V_d$  ( $= \frac{V_R}{2}$ ) the output of the comparator is low which resets the MSB to 0. The system does this with the MSB first, then the next significant bit, then the next and so on. Thus a 1 is tried in each bit of the D/A converter until at the end of the process, the binary equivalent of the analog input voltage is obtained. For an  $n$ -bit converter the number of clock pulses required would be  $N$  and is thus faster than the counter controlled A/D converter which requires  $2^N$  pulses.

In order to understand the operation of this A/D converter, a 4-bit converter and an unknown voltage  $V_a = 5V$  is considered. In the first step the MSB is set to 1 and all other bits are 0.

So the binary code in the register is  
 $B_3 B_2 B_1 B_0 = 1000$ . The output of the D/A converter  
 $V_d = 8V$ . Now as  $V_a < V_d$  - MSB,  $B_3$  is reset to 0.

In the second step of the conversion cycle, bit  
 $B_2$  is set to 1, while  $B_1, B_0$ , remaining 0;  
 $B_3 = 0$  (as the outcome of first step).

Now  $B_3 B_2 B_1 B_0 = 0100$  which makes  $V_d = 4V$ .

Now as  $V_a > V_d$ , the bit  $B_2 = 1$  is retained.

In the third step of conversion cycle, bit  $B_1$   
is set to 1,  $B_0 = 0$  while  $B_3 = 0$  and  $B_2 = 1$  (as  
the outcome of the previous steps). Now  $B_3 B_2 B_1 B_0$   
 $= 0110$  which makes  $V_d = 6V$ . As  $V_a < V_d$  the  
bit  $B_1$  is reset to 0.

In the fourth and final step bit  $B_0$  is set  
to 1, while the bits  $B_3, B_2, B_1$ , retaining their  
earlier states. Therefore, now  $B_3 B_2 B_1 B_0 = 0101$   
which corresponds to  $V_d = 5V$ .


All the 4 bits have been tried, thus  
completing the conversion cycle. At this point,  
the binary code of the register is 0101  
which corresponds to the value 5V of the  
analog input voltage.

By - Arpita Bose  
26/3/20

Department of Physics  
Autosh College.

### Problems (OP AMP)

**Prob 1:** In the inverting amplifier circuit,  $R_1 = 1\text{ k}\Omega$ , and  $R_f = 3\text{ k}\Omega$ . Determine the output voltage, the input resistance and the input current for an input voltage of 2V.




Soh: The output voltage is,

$$V_o = - (R_f/R_1) V_i = -(3/1) \times 2 = 6\text{ V} \quad (\text{Ans})$$

The input resistance  $R_{in} = R_1 = 1\text{ k}\Omega$

The input current,  $i = \frac{V_i}{R_1} = \frac{2}{1} \text{ mA} = 2\text{ mA}$


**Prob 2:** Find the output voltage  $V_o$  of the three input summing amplifier circuit as in figure below.



Soh: The output voltage should be,

$$\begin{aligned} V_o &= - \left[ \frac{500}{1000} \times (-5) + \frac{500}{200} \times 3 + \frac{500}{400} \times 4 \right] \\ &= - (-2.5 + 7.5 + 5) = 10\text{ V}. \\ \therefore V_o &= 10\text{ V} \quad (\text{Ans}). \end{aligned}$$

**Prob 3:** Consider the OP AMP circuit as in figure below with a supply voltage of  $\pm 12\text{ V}$ .



Compute the gain and find the output if the input is given as,  
 $V_{in} = 0.5 \sin 100\pi t \text{ volt}$ .

Soh: Voltage gain of the given inverting amplifier is,

$$A = - \frac{50\text{k}\Omega}{1\text{k}\Omega} = -50$$

(10)

If the OP AMP were within linear region over the whole range of input, then the output voltage is,

$$V_{out} = A V_{in} = -50 \times 0.5 \sin 100\pi t \\ = -25 \sin 100\pi t \text{ V}$$

Since the supply voltage is  $\pm 12V$ , the OP AMP saturates

when  $V_{out}$  reaches  $12V$

Let at time  $t = t_0$ ,  $V_{out} = -12V$ , Then


$$-12 = -25 \sin 100\pi t_0$$

$$\therefore t_0 = \frac{1}{100\pi} \sin^{-1}\left(\frac{12}{25}\right) = 1.59 \times 10^{-3} \text{ s.}$$

Thus, over the entire cycle we have

$$V_{out} = \begin{cases} -25 \sin 100\pi t \text{ V} & \text{when } 0 \leq t \leq t_0 \\ -12V & \text{when } t_0 \leq t \leq (0.01 - t_0) \\ -25 \sin 100\pi t \text{ V} & \text{when } (0.01 - t_0) \leq t \leq (0.01 + t_0) \\ +12V & \text{when } (0.01 + t_0) \leq t \leq (0.02 - t_0) \\ -25 \sin 100\pi t \text{ V} & \text{when } (0.02 - t_0) \leq t \leq 0.02 \text{ s.} \end{cases}$$


The variation of  $V_{out}$  with  $t$  over the full cycle ( $0 \leq t \leq 0.02 \text{ s}$ ) is shown in figure below.



(11)

**Prob 4:** A ramp voltage of 1.5 V (as shown in fig) per millisecond is applied to an OPAMP differentiator having  $R = 2 \text{ k}\Omega$  and  $C = 0.01 \mu\text{F}$ . Find the output voltage and its waveform.

Soln:



The output voltage is

$$V_o = -RC \frac{dV_i}{dt}$$

Here  $V_i$  is shown in figure

$$\text{For } 0 < t < 1\text{ ms}, \frac{dV_i}{dt} = \frac{1.5\text{ V}}{1\text{ ms}}$$


$$\text{otherwise, } \frac{dV_i}{dt} = 0$$

$$\text{Also, } RC = 2 \times 0.01 = 0.02 \text{ ms.}$$

$$\text{Hence, } V_o = -0.02 \times 1.5 \text{ V}$$


$$= -0.03 \text{ V} = -30 \text{ mV for } 0 < t < 1\text{ ms}$$

$$V_o = 0 \text{ otherwise}$$



**Prob 5:**

Calculate  $V_o$  of the circuit given below.



Soln: The gain of the OPAMP being infinite, the potential at the point X in the circuit is  $4\text{V}$ . Applying Kirchhoff's current law at X, we obtain

$$\frac{V_o - 4}{10\text{k}\Omega} = \frac{4 - 5}{5\text{k}\Omega} \Rightarrow V_o = 2\text{V}$$

(since input impedance of the OPAMP is infinite)

12  
Prob 6: Find the bandwidth of the inverting OP AMP of  $R_1 = 1\text{ k}\Omega$  and  $R_2 = 30\text{ k}\Omega$ . Assume that the unity gain bandwidth of the OP AMP is 3 MHz.

Soh: The closed loop gain of inverting OP AMP is


$$A_{vf} = -\frac{R_2}{R_1} = -30$$

Now,  $|A_{vf}| \times \text{bandwidth} = \text{Unity gain bandwidth}$

$$\therefore \text{The required bandwidth} = \frac{3 \text{ MHz}}{30}$$

$$= 100 \text{ kHz.}$$

13  
Prob 7: Show that in the practical OP AMP integrator circuit below, the frequency at which the voltage gain falls to  $\frac{1}{\sqrt{2}}$  of its low frequency value is given by  $1/2\pi CR_2$ .




$$\text{Soh: } \frac{V_o}{V_i} = \frac{R_2 \times \frac{1}{j\omega C}}{R_1(R_2 + \frac{1}{j\omega C})} = \frac{R_2/R_1}{1 + j\omega C R_2}$$

$$\text{For } \omega = 0, \left| \frac{V_o}{V_i} \right| = \frac{R_2}{R_1} \text{ and}$$

$$\text{for } \omega C R_2 = 1, \left| \frac{V_o}{V_i} \right| = \frac{1}{\sqrt{2}} \frac{R_2}{R_1}$$

$$\therefore \text{The required frequency, } f = \frac{\omega}{2\pi} = 1/2\pi C R_2$$


14  
Prob 8:



In this circuit  $R = 100 \text{ k}\Omega$ ,  $C = 1 \mu\text{F}$ . If the input voltage  $V_i$  is  $\pm 10\text{V}$ , 250 Hz square wave, determine the output voltage  $V_o$ .

15  
Prob 9: If  $v_1$  and  $v_2$  are two voltages (with respect to ground), how would you construct an OP AMP circuit to get the voltage  $v_o = 2v_1 - v_2$ ?

16  
Prob 10: In the circuit below, express  $v_o$  in terms of  $v_1$  and  $v_2$



For:- Physics Hons, Sem-4, CC-10

By:- Arpita Basu 26/3/20  
Dept. of Physics  
Asutosh College